Abstract-A low dropout regulator (LDO) with fast transient responses is presented. The proposed LDO eliminates the trade-off between slew rate and unity gain bandwidth, which are the key parameters for fast transient responses. In the proposed buffer, by changing the slew current path, the slew rate and unity gain bandwidth can be controlled independently. The measured maximum transient output voltage variation, minimum quiescent current at no load condition, and maximum unity gain frequency are 24 mV, 7.5 A µ , and higher than 1 MHz, respectively.
I. INTRODUCTION
The regulator is an essential block in battery powered mobile devices. In systems with linearly discharging battery voltage over time, regulators can provide constant voltage to the circuits. There are two types of regulators: the switching regulators, such as DC-DC converters, and linear regulators, such as LDO. Even though the power efficiency of linear regulators is lower than that of the switching regulators, linear regulators are still critically important for noise sensitive RF and analog circuits because of their low output voltage ripple. Moreover, linear regulators are inexpensive, reliable, and much simpler than switching regulators. LDO provides relatively high efficiency due to the small difference between its input and output voltages. The major design issues of LDO include low quiescent current, high maximum output current, low dropout voltage, small output voltage variation for abrupt load current changes, and stability [1] .
A basic LDO topology consists of an error amplifier, band-gap reference, PMOS pass transistor, and two feedback resistors. The operation of an LDO is based on the feedback of an amplified error signal in order to control the load current by adjusting the gate voltage of a PMOS pass transistor. Generally, the size of a PMOS pass transistor is quite large in order to accommodate the high load current with small dropout voltage, which means that the parasitic capacitance of the PMOS pass transistor is large. Since the output resistance of the error amplifier is also high, the output node of the error amplifier develops a low frequency pole. If both the dominant pole generated by the output capacitor and the non-dominant pole caused by the error amplifier output resistance in combination with the input capacitance of the pass transistor are located at frequencies lower than the unity gain frequency of the LDO loop, the loop stability cannot be guaranteed.
In order to guarantee both the loop stability and fast transient response of LDO, the buffer impedance attenuation (BIA) technique is proposed in [1] , which adopts a buffer with a dynamically biased shunt feedback to locate the non-dominant poles at frequencies higher than the unity gain frequency. However, both large loop bandwidth and high slew rate, which are necessary for the fast transient response of LDO, could not be achieved simultaneously in [1] due to the trade-off relation between the two. This work proposes a solution to the problem.
Section II introduces the newly proposed buffer schematic and its operational principle. Then, the design details of an LDO that adopts the newly proposed buffer and the measurement results are given in Section III. The conclusions are given in Section IV.
II. PRINCIPLE OF THE PROPOSED LDO WITH
CHANGE IN SLEW CURRENT PATH 1. Operational Principle Fig. 1(a) shows the LDO architecture with a buffer. In the LDO architecture shown in Fig. 1(a) , there are three poles located at the outputs of error amplifier node (N1), buffer node (N2), and LDO output node ( out V ), respectively, and the pole at the output of the LDO tends to be the dominant. If the input capacitance ( ib C ) and output resistance ( ob r ) of the buffer are small so that the non-dominant poles can be located at frequencies much higher than the unity gain frequency of the LDO loop, a single pole feedback loop can be achieved and the system becomes stable. In Fig. 1(b) , in order to achieve a single pole feedback loop, a buffer with dynamically biased shunt feedback technique modified with slew current path change is proposed. In the buffer, a negative resistance of the buffer is reduced. By adopting the technique, the non-dominant pole at the output of the buffer can be shifted to frequencies much higher than the unity gain frequency. The remaining non-dominant pole located at the input of the buffer can be shifted to high frequency by adopting the current buffer compensation technique [1] . The adopted cascode-Miller frequency compensation technique splits the two poles, the dominant pole at the output of the LDO and the nondominant pole at the input node (N1) of the buffer. For In order to minimize the maximum output voltage variation, both the unity gain bandwidth and the slew current should be maximized [2] . However, this could not be achieved in [1] due to the trade-off relation between the two. The slew current of the LDO with the reported buffer [1] , shown in Fig. 1(c 
The slew current of the buffer is not static but dynamic. Under the condition of regulated output voltage, the slew current stays at zero, but it increases when a step load current is applied. Then, the parasitic capacitance at node N2 is charged or discharged by the non-zero slew current. As the output voltage is regulated again, the slew current becomes zero. Since the maximum slew current is proportional to the initial slew current variation rate of the moment that the step load current is applied, in order to maximize the slew current, the initial slew current variation rate should be maximized. The initial slew current variation rate is given by (2) M leads to an increase in the input capacitance of the buffer, which reduces the unity gain bandwidth of the LDO loop as discussed. Therefore, in the LDO with the reported buffer in Fig. 1(c) , both the loop bandwidth and the slew current cannot be increased simultaneously. For the LDO with the proposed buffer in Fig. 1(b) , the slew current is given by the difference between the currents 
Stability Analysis
where oeq R is the output resistance at node .
by adopting the current buffer compensation technique, the LDO can achieve a single pole feedback loop. However, when the buffer is not designed properly, the LDO loop stability can not be guaranteed. In order to analyze the effect of the buffer loop stability on the LDO loop stability, the small signal model of the proposed buffer is shown in Fig. 3 
In order for the capacitive loading at N2 to be neglected, design constraints are constructed as Table 1 where Considering (11) and (13), the LDO can be designed to be stable.
III. LDO DESIGN AND MEASUREMENT RESULTS
An LDO that adopts the proposed buffer shown in Fig Thus, with the chosen value of c C , the proposed LDO can maintain a phase margin larger than 70° over the entire load conditions shown in Fig. 4 . when the pulse load of 0 mA to 200 mA is applied with a rise and fall time of 100 ns, respectively. Fig. 8 shows the settling time is smaller than 1 s.
µ As can be seen from Fig. 9 , the measured load regulation and the transient output voltage variation are 18 and 24 mV, respectively, which are larger than those of the simulated results due to the voltage drop across the bonding wire between the output pad and the PCB. However, the measured transient output voltage variation is much smaller than those of the LDO in [1] because both the slew current and the unity gain bandwidth of the proposed LDO are much higher than those of the LDO in [1] . The measured line regulation is less than 2 mV at the load current of 2 mA as shown in Fig. 10 . Table 2 summarizes the detailed performance of the proposed LDO, and Table 3 compares the key performance parameters of the proposed LDO with those of other reported LDOs including the figure of merit given by [3] (14) Table 3 , the proposed LDO achieves the best performance among the reported LDOs with the lowest value of FOM. Since the maximum quiescent current of the proposed LDO under full load is higher than that of the LDO in [1] , the current efficiency at full load is degraded slightly. However, the current efficiency is still higher than 99 % and the proposed LDO is suitable for battery powered portable devices.
IV. CONCLUSIONS
In this paper, a low dropout regulator (LDO) based on a modified buffer impedance attenuation (BIA) technique to achieve fast transient response is proposed and implemented. By changing the path of the slew current, the proposed LDO overcomes the trade-off relation between the slew rate and the unity gain bandwidth of the reported LDO and achieves a high slew rate and large unity gain bandwidth simultaneously. Implemented in a 0.18-m 
